loads and unbalanced loads directly affect the grid by means of harmonic current injection and increasing the amount of the reactive power, leading to a grid system with low efficiency and poor power factor [4] . Especially in three-phase four-wire (4W) systems, unbalanced loads will cause excessive currents at neutral conductors, which in turn speed up the equipment degradation [3] , [5] . In this way, some custom power companies/industries (e.g., ABB, Siemens, Fuji, Westinghouse, etc.) started the development of the so-called active power filters (APFs) [1] , [3] , [6] to compensate for the aforementioned issues. APFs are subdivided into following three types: 1) series APFs, 2) shunt APFs (SAPFs), and 3) universal APFs. In this paper, the second type (i.e., SAPFs) is focused on and applied in three-phase 4W systems, see Fig. 1 . Notice that it is mainly composed of a voltage-source converter (VSC) isolated from the power system by an isolation transformer arrangement. The higher the power-level application (from medium to high voltage), such as distribution voltage levels, the fewer conventional two-level (2L)-based VSC are used [7] . Hence, medium-/high-voltage SAPF configurations experience their VSC based on a multilevel converter due to its cost benefit compared to a 2L converter [8] , [9] . In this way, some multilevel SAPFs applied in 4W systems have been studied and documented in the technical literature [8] , [10] , [11] . However, some of them have drawbacks associated to the high number of dc-link capacitors that lead to an increase in control complexity, imbalance dc-link voltages problems and reduced system reliability. For example, we can highlight the VSC based on neutral point clamped (NPC) [7] or cascaded flying capacitors [10] . In addition, the lifetime of dc-link capacitors stands out as one of the most important issues in terms of failure rate in field operation of power-electronicsbased systems [12] [13] [14] [15] [16] . Such a failure probability and harmonic pollution would be decreased if an SAPF with a single dc-link unit was combined with multilevel features. In this way, an alternative solution to match these features was presented in three-phase three-wire systems by cascading transformers with H-bridge converters [17] . This solution introduces the concept of multilevel converters based on cascaded transformers.
The multilevel converter based on the cascaded transformer has been considered another expanding technology in the multilevel research area. Indeed, efforts have been made in the literature to show their advantages over some well-known multilevel solutions [17] [18] [19] [20] [21] [22] [23] . For instance, some benefits of this solution compared to the conventional multilevel structures can be highlighted as follows:
1) increased reliability [18] ; 2) utilization of transformers that carry a low amount of the throughput power [22] ; 3) single dc source; 4) no need of capacitor voltage balancing techniques; 5) easy circuitry control to produce high-quality voltage waveforms. On the other hand, the increased size when line-frequency transformers are considered has been pointed out as a major drawback [22] . However, high-frequency link transformers can cope with this issue [23] .
There is a tradeoff between both solutions (i.e., using either single dc-link and multiple transformers or multiple dc-links and single transformer). Damaged capacitors replacement may be easier/cheaper than transformer replacement, even with higher failure rate. Nevertheless, notice that the lifetime of electrolytic capacitors (LEC) are much lower than that of the transformers. This is due to LEC and depends on many aspects such as being susceptible to extremely moist environments [14] . Another important aspect is related to the amount of the power to be processed. This way, there are studies that introduce the power routing technique in which each stage-cell should process a specified amount of power, such that the system's efficiency and reliability are improved [24] . Hence, choosing the best solution depends on what the priority criteria are for the system design.
This paper studies a breed of 4W multilevel shunt compensators generalized for K-stages with a single dc-link unit, [25] , see Figs. 1-3. Such configurations are based on cascaded transformers coupled with three-phase-bridge (TPB) converters. These converters are connected directly at the transformer's primary side. The configurations differ from each other according to the addition of a fourth leg to each stage. Recently, some of these configurations were addressed for other types of applications, which only operate asymmetrically [26] . Thus, in this work, the authors introduce: 1) emphasis on the structures with a symmetrical operation; 2) a variant topology named as N/K (discussed in symmetrical/asymmetrical modes), see Fig 3; and 3 ) other detailed analyses of configurations. A suitable pulse-width modulation (PWM) strategy combined with transformer turn ratios provides multilevel output waveforms. Modularity makes the proposed SAPF an attractive solution compared with other SAPFs. Model and overall control are also addressed. Simulation and experimental results are presented.
II. PROPOSED SAPFS AND THEIR MODELS
The studied configurations depend on the number of the fourth leg connected to the neutral point of the isolation transformers (i.e., 1, 2, 3,..., K). A first set of the configurations is presented in Fig. 1 . The first topology (named configuration 0), see Fig. 1(a) , has no fourth leg, and consequently, the lowest number of power switches. On the other hand, it has limitations with the neutral current control (i sn ) because there is no fourth leg at any TPB [4] . In addition, it suffers the same problems as for conventional split capacitor (e.g., expensive and large value capacitors, extra auxiliary controller to regulate dc-link balancing) [4] , [27] . However, this characteristic can be improved by adding an additional fourth leg at each stage, resulting in other configurations, see Figs. 1(b), 2, and 3. For example, Configuration 1, has only one fourth leg connected to the neutral point of the isolation transformer at stage number 1 and other converters have their connection at the split capacitor.
Configurations without the dc-link midpoint (split capacitor) connection are presented in the second and third set, see Figs. 2 and 3. Configuration K, see Fig. 2 , has one fourth leg at each TPB. On the other hand, a variant topology considering a number N of fourth legs such that N < K should be noted in Fig. 3 . Indeed, depending on the magnitude of zero-sequence parcel to be compensated, the extensive utilization of a fourth leg can be underused in practice, such that the purpose of using an intermediate solution as observed in configuration N/K may be an interesting option. It differs from configuration 1 because there is no utilization of split-capacitor connections. Notice that those connections are now considered at the same point of the N th fourth leg. Four configurations (1/K, 2/K I asy , 2/K sy , and 2/K II asy ) are highlighted in Fig. 3 . Evidently, this feature saves the drawbacks and constraints the split-capacitor's topology brings. However, the tradeoff faced now is that the fourth leg of the converter will have an increased rated current level. The expectation of this alternative is that transformer turn ratios could be considered to cope/attenuate the increasing of rated current at the fourth leg (e.g., with configurations 2/K sy and 2/K Table I gives an overall idea of the topologies that belong to the alternative breed SAPF studied in this paper.
A. Configuration K
To improve readability, the topologies can be considered by means of their ideal equivalent circuits. For example, the equivalent ideal circuit of configuration K can be observed in Fig. 4 . Since the topologies differ from each other by the number of fourth-leg connections, the model for configuration K is described in detail and the model for other configurations can obtained from a set of equations from configuration K model.
The TPB converter legs are represented by K switch pairs per phase (i.e., q 1j -q 1j , . . . , q K j -q K j ) where subscript j corresponds to each phase (e.g., j = a, b, c). A fourth-leg switch pair for each stage is represented by q 10 -q 10 , . . . , q K 0 -q K 0 . Note that The converter pole voltages for each phase (v kj 0 ) and for the fourth leg (v k 0 ), can be expressed as
where k is related to each stage (i.e., k = 1, 2, 3, ..., K) and v C is the dc-link voltage. A per-phase circuit simplification for the configuration K is shown in Fig. 5 . Such a configuration presents its voltages at the primary side of the transformers for each phase as The general converter model for the proposed SAPF is quite similar to one presented in a previous work for three-wire systems [28] with the remark that the neutral connections are the same in this study (i.e., load neutral = grid neutral = transformer secondary neutral). Then, the following equation for the SAPF (configuration K) can be written as:
where v rj are the resultant output converter voltages related to the secondary voltages of the scaled transformers.
. ., N K are the transformer turn ratios associated with converters stage 1, 2,. . ., K, respectively. The node current permits to express
Substituting the aforementioned equation into (6) produces
One of the goals in this study is to verify the quality of the converter voltage generation capability. Hence, it will be considered a perfect isolation from the primary to the secondary side of the transformers (i.e., ideal transformers). In this way, the output voltages (v rj ) of the resultant converter can be expressed as
The zero-sequence component is controlled mainly via the added fourth leg, voltage v r 0 is responsible for compensating for the major part of neutral currents (i gn , i sn , and i ln ). Such a leg is added in each converter independently of phases j = a, b, c. However, for configuration 0, this feature is lost and the neutral grid current is controlled only via the voltages associated with each phase leg. More details for the influence of the fourthleg contribution can be found in the literature with different applications [26] , [29] .
It can be seen from 
B. Influence of Transformer Turn Ratio
A transformer turn ratio fixed as
will lead the reference voltages v * rj and v * r 0 to be compared with 2 K − 1 triangular waveforms, which are levelshifted carriers (v t1 -v t2 K −1 ) placed according to the levels that the resultant converter can offer, similarly as implemented in [26] . This way, the configuration operates asymmetrically. A symmetrical operation is obtained with equal transformer turn ratios (e.g., N 1 = N 2 = · · · = N K = 1) in which depending on the magnitude of zero-sequence parcel, lower number of levels can be presented at output resultant voltage. On the other hand, it will have more redundant switching states. As a consequence, the number of triangular waveforms is reduced for K providing K + 1 levels at the output voltage. The 1-D region approach, see details in Section III, was considered in this paper. The 1-D region for configuration K and the cases of configuration N/K operating symmetrically are illustrated after the PWM section. Since the 1-D region description for phases j = a, b, c is similar as in [30] for three-phase three-wire application, only the 1-D region of v r 0 are presented and detailed in this paper. The equations related to phases j = a, b, c will be similar to the ones presented for configuration K. However, the equations for zero-sequence voltage are expressed with some particularities based on (12) as follows:
Configuration 2/K sy (K = 4)
In a symmetrical case, the attention to the fourth-leg connection is not critical. It is noteworthy that if an even number of stages are used with symmetric transformers, the current will be shared equally (e.g., configuration 2/K sy ). This way, they are divided equally (i.e., half of the neutral points are connected to a first fourth leg and the other half is connected to the second one). Notice that if configuration 2/K sy is used for the asymmetric case with K = 4, this solution lies on an approximated four-level case operation for v r 0 . The expression for v r 0 in the given example is considered as
The current ratio will be 1 2 now, but with an optimized number of levels (possible better quality of the waveform). The configuration 2/K sy operating with an odd number of stages can also provide a four-level profile at voltage v r 0 .
III. PWM STRATEGY
The PWM technique used in this study is based on levelshifted-carrier-based PWM (LSPWM) associated with the 1-D region control approach. The 1-D control approach has been used for other applications as observed in [30] and [31] . The main feature of this approach is that a simpler algorithm calculation can be obtained if compared to others techniques such as space-vector PWM [4] , [32] . The calculation takes into consideration references for the resultant output voltages (v * rj ). Only PWM strategy for configuration K is presented due to the fact that PWM of the other configurations are particular cases of the one used for configuration K. PWM in terms of dqo is presented. Note that it is equivalent to the one in abc reference frame.
An analogy with the PWM strategy for a conventional fourleg converter applied in a three-phase 4W system shows that, due to the system characteristics, there is a degree of freedom in the model, as also observed in [33] [34] [35] [36] . Such a degree of freedom has been extensively characterized in the literature by an auxiliary signal (introduced here as v * x ) [4] , [35] , [36] .
A. dqo-Based PWM
From the system model, it can be written that
where 
It should be noted that it is possible to control/compensate the neutral grid current by means of the zero-sequence voltage v * o (i.e., the controller provides v * o and the converter provides v * r 0 ). Indeed, taking into account (9) and the Kirchhoff law, an expression associating homopolar voltage (v r 0 ) with neutral currents can be obtained.
Introducing an auxiliary variable v *
and replacing v * r 0 , (18) becomes
Notice that v * [34] , [35] . Then, the maximum and minimum values are expressed as
Such a range is commonly normalized by introducing the parameter μ * x . In this way, a general relation that allows to describe v * x as a function of μ * x , v * x max , and v * x min , which has been considered in several PWM studies [35] , [37] , [38] , brings up the reference voltage v * (20) and (21), respectively.
B. 1-D-PWM Region of v *
r 0 for Configuration K The levels of distribution of the configuration K operating symmetrically can be observed in Fig. 7 for two and three stages, respectively. Notice that they are identical for phases j = a, b, c. This is due to the configuration having equally distributed fourleg converter types. Up to three levels can be considered for a two-stage operation, whereas for a three stage operation, it will have up to four levels. 
C. 1-D-PWM Region of v r 0 for Configuration N/K
Similarly, the levels of distribution of configuration N/K can be observed in Fig. 8 . There are two levels available for configuration 1/K no matter the number of stages, see Fig. 8(a) and (b). Configuration 2/K sy with K = 3 will have four levels equally spaced from each other that present good harmonic distortion content at v * r 0 . Hence, if equally spaced levels distance is a priority, this configuration is suitable, as observed in Fig. 8(c) . Notice that it needs an extra fourth leg compared to configuration 1/K. Additionally, it does not provide redundant switching states. However, it will be reasonable because it offers the same number of voltage levels compared to configuration K, but eliminates the need of a fourth leg. Fig. 8(d) , in turn, shows the distribution of levels for configuration 1/K sy with K = 4. It can be seen that there are three levels available. The reduced number of levels compared to the case in Fig. 8(c) can be compensated for applications in which redundant switching states is a priority. In this case, the redundancy at level 0 (i.e., [01] and [10] ) will provide lower switching frequency for that K-leg such that the leg can operate in the line frequency.
The result of the comparison between reference voltages and the level-shifted carriers gives the switching states (q 1j ,. . ., q K j ) that are imposed for each converter. The implementation for the resultant additional fourth-leg reference voltage v * r 0 is done similarly. A summarized PWM block diagram highlighting each step is presented in Fig. 9 .
In cases of hardware limitation (i.e., use one carrier signal), equivalence between the LSPWM approach and the phaseshifted PWM (PSPWM) approach can be considered, as described in [39] . Such equivalence keeps the same quality of the resultant voltage waveforms. A possible way is achieved by alternating the values of parameter μ x depending on the instantaneous values of reference pole voltages such that the pole voltages pulses will be equivalent to the ones generated by the LSPWM approach. However, one of the challenges of PSPWM in multilevel inverters is to keep the position of the zero crossings of the carrier with respect to the zero crossings of reference voltages so that asymmetries could be avoided [40] . On the other hand, if the power distribution of the converter cells is balanced, PSPWM experienced similar performances as LSPWM [41] . Fig. 10 presents the control block diagram of the system considered for configuration K. Notice that the control block diagram for the other configurations are particular cases of the one presented in Fig. 10 . The dc-link capacitor voltage v C is controlled by means of the controller R C , whose output gives the reference amplitude grid current I * g of the system. The instantaneous reference grid currents for each phase (i.e., i gj ) are obtained by synchronizing their phase with grid voltages e gj , indicated by the block S in . The synchronization is done via a phase-locked-loop based on a fictitious power as detailed in [42] .
IV. CONTROL STRATEGY
The controllers Ri j define the reference voltages v * rj . It is worth noting that from the electrical system characteristics, if each phase (i.e., j = a, b, c) is controlled, as a consequence the fourth variable, which is neutral current, is controlled. Hence, only three controllers are required instead of four. Then, from the reference voltages, the PWM strategy defines the state of the power switches as described in Fig. 9 . The R C controller is implemented as a conventional proportional-integral controller, whereas the current controllers Ri j are resonant controllers [43] . The controller design procedure is briefly described in the following subsections.
A. DC-Link Controller Design
The controllers and electrical system modeling can be expressed in the Laplace domain. Similarly to [44] , a first-order approximation for the dc-link plant model considered in this paper is expressed as (25) where C is the equivalent dc-link capacitance, and r p resistance accounts for the leakage current in the capacitor model. The proportional-integral (PI) controller implemented by R C block has a transfer function given by
where k pc , and k ic are the proportional and integral gains of the dc-link controller R C , respectively. The closed-loop transfer function (CLTF V c (s)) is obtained by
where
is the open-loop transfer function. Equation (27) leads to a system that has similarity with a generic second-order system response. Then, the controller gains estimation (k pc and k ic ) as well as the discrete model, to be considered in the digital implementation, and can be followed by the same steps and models discussed in [44] and [45] .
B. Current Controller Design
The current control design is similar to the one discussed in [45] , remembering that the loop model equation in this paper comes from (9) where grid voltages (e gj ) and load currents (i lj ) parcels are disturbances. Hence, by superstition, the first-order model plant for the grid current is expressed as
The grid current control action is accomplished by Ri j block that represents a resonant controller tuned in the line frequency (ω g = 2πf g ) to guarantee null error in steady state. The transfer function of this controller is given as where k pi and k ii are the proportional and integral gains of current controller Ri j , respectively. The closed-loop control transfer function is obtained similarly in (27) . The poles and zeros of the system are matched such that the closed-loop system is guaranteed to operate in stable region. Since the equivalent discrete model of the controller as well as details of the controller gain determination are already presented in [43] , [45] , and [46] , this information is not detailed in this paper.
V. ANALYSIS AND SIMULATION RESULTS

A. PWM Converter Waveforms and Some Figure of Merit
The configurations present particularities associated with the minimum value of the dc-link voltage, the relationship among the magnitude of the zero-sequence voltage component (v o ) and the magnitude of positive/negative voltages (v dq ). The understanding of these features are clearly stated if the output voltage waveform v ra is observed and quantified by means magnitude as the v dq . The quality of the waveforms generated by these configurations is better than that provided with the conventional one [17] .
Compared to configuration N/K, configuration K has better results in terms of WTHD with the cost of using an additional fourth leg, maintaining some options to compensate high magnitude of zero sequence. Indeed, it is worth noting that in threephase 4W systems, it is usually more important to prioritize the structure capability to compensate high magnitude of zerosequence component. The configurations N/K and K can have more (or equal) number of power switches but with conditions to provide lower switching losses due to the reduced WTHD at v ra that reflects in the THD of i gj . Fig. 12 shows the output voltages for configurations N/K and K operating symmetrically with three stages. In this case, particularly for configuration 2/K sy , it can be seen that this alternative presents the best results in terms of WTHD, dc-link voltage, zero-sequence magnitude, and reduced number of fourth-legs count.
B. Dynamic Performance
The dynamic operation of the system has been simulated at PSIM v9.0, see Fig. 13 . This way, three single-phase diode rectifiers feeding different load currents (providing an unbalanced nonlinear load) have been considered. The SAPF, implemented with configuration K operating with two stages, compensates for unbalanced harmonics from the load. At t = 0.5, a load transient was emulated to test the controller action. This transient was accomplished with a three-phase three-wired RL load connected in parallel with each single-phase rectifier (the load is now seen with reactive and harmonic characteristics). At this moment, the SAPF starts to compensate for both harmonic and reactive power. Finally, another load transient is observed. Now, the phase-b rectifier is disconnected from the system. Hence, only reactive power compensation is performed at phase-b. The other phases still remain with the compensation as in previous step but with a different current level. Notice that the grid currents as well as the dc-link voltage did not compromise the performance of the SAPF. Then, a satisfactory operation of the SAPF could be observed.
VI. EXPERIMENTAL RESULTS
Experimental tests were performed by considering a downscaled experimental platform. Such a platform includes power switches such as insulated-gate bipolar transistors (IGBTs) from Semikron (SKM50GB123D) with drivers (SKHI23). The drivers are linked to the control strategy via a digital signal processor (DSP) TMS320F28335. The DSP sends the gating signals through optical fiber cables. The dc-link voltage and grid currents sensors are connected to the analog-digital inputs by means of plug-in boards with BNC connectors with coaxial cables interface. An overview of the experimental setup can be observed at Fig. 14(a) . In Fig. 14(b) , the setup schematic setup can be seen. For the dynamic test, the nonlinear load was considered as three single-phase diode rectifiers with different pas- Fig. 17 . Experimental results. System performance under a load transient.
sive component values (i.e., different resistors, capacitors, and inductors at the load) after the rectifiers. Such an arrangement emulates different single-phase loads in a practical distribution system). The main parameters used in the experimental tests are listed in Table II . The PWM algorithm implementation has been tested experimentally. In this case, the SAPF converters compensate for the reactive power. The results can be seen at The control strategy presented previously was considered in the experimental tests along with the PWM strategy in order to evaluate the performance of the system. Such results were obtained for the configuration K operating with two stages and equal transformer turn ratios (i.e., N 1 = N 2 = 1). A set of these results are shown in Fig. 16 . It can be seen that the grid currents (i ga , i gb , i gc , and i gn ) are well compensated under an unbalanced (the different amplitudes of load currents can be seen) and nonlinear load, see Fig. 16(a)-(c) . In fact, the magnitude of the neutral grid current (i gn ) is virtually compensated to zero amps. The dc-link voltage regulation was implemented as observed in Fig. 16(d) . In this case, the amplitude rating of the grid voltage was considered as E peak g = 70.5 V. The resultant output voltage v ra generated for harmonic compensation can be observed in Fig. 16 (e) in which Fig. 16(f) shows its fundamental signal. The spectral distribution of the load current and grid current at phase-a can be observed at Fig. 16(h) . Then, the system control has been responsible for the harmonic compensation and has presented a reduction of 62% at the THD.
The configuration K with two stages (i.e., K = 2 and N 1 = N 2 = 1) was tested under a load transient application. The result can be observed in Fig. 17 . The control strategy had a satisfactory performance as can be seen by means of the dc-link voltage regulation and the grid current control.
VII. CONCLUSION
This paper has presented a variety breed of the SAPF applied to three-phase 4W systems. From the particular cases considered in this version (i.e., cases with one and two stages), it can be observed that the proposed SAPFs (especially configuration K) presented good performance to compensate reactive power, unbalanced loads, and harmonic currents provided from nonlinear loads. All of these compensations are guaranteed with reduced harmonic distortion content from the resultant PWM converters.
Compared to the conventional configuration with HB [17] , the proposed configuration 0 has the same number of IGBTs but has better WTHD values if different transformer turn ratios are considered. Configuration K, in turn, presents a higher number of IGBTs. However, it could have the same number of IGBTs if compared to an arrangement of NPC-based SAPF [7] . On the other hand, it does not suffer with imbalance issues at the dclink voltage [8] . Issues related to dc-link voltage control may be observed for the proposed configuration 0 for some points of operations, but configuration K is not affected by this type of issue.
The symmetrical power distribution of the configurations is provided when the system is operated with equal transformer turn ratio. This option is mainly desired if maintenance is a priority. Additionally, there is a possibility of operating with more redundancy of switching states at the PWM approach with the cost of a reduced number of levels in the resultant output voltage.
It is worth noting that the number of levels generated at v ra for the proposed configuration 0 is equal or higher when compared to the conventional HB [17] , considering the same number of power switches. Some comparison addressing harmonic distortion generated by the resultant converter permits to conclude that a better quality at the output voltage waveforms is obtained, leading to a reduced harmonic content distribution to the grid current. Simulation and experimental results have been presented to validate the theoretical approaches and verify the system feasibility.
